A 800MHz to 1.066GHz All Digital Delay Locked Loop With SAR Algorithm for LPDDR3 and DDR3


Oh Seunghyun and Yoo Changsik
Department of Electronics Computer Engineering, Hanyang University, Seoul, Korea

Introduction

Write operation for DDR3/LPDDR3 PHY

- ✓ Align DQ with Clock & $\pi/2$ phase shift between DQ and DQS
- ✓ Fast locking with small jitter

Delay Locked Loop



Applications

Block of the proposed All Digital Delay Locked Loop

- ✓ Fast locking using inverting clock in the coarse locking process
- ✓ Coarse locking path에서 Replica Delay Line 을 제거
- ✓ Phase interpolation for possible phase shifting at fine locking process





그림 2. Block of the proposed delay locked loop

Bang-bang Phase detector operation

- ✓ Using Direction digital code for phase shifting
- ✓ Possible to be smooth phase shifting




Error	Direction	output
-е	0(+)	Late
+e	1(-)	Early
-е	0(+)	Late
+e	1(-)	Early
	-e +e -e	-e 0(+) +e 1(-) -e 0(+)

그림 3. Bang-bang Phase detector operation

Bang-bang Phase Offset calibration

> Offset calibration application

- ✓ Phase Detector 자체 static offset 제거
- √ 4bit control including from -8 to 8-ps



Simulation and Results




그림 5. Digtial Loop Filter Code in DLL operation



Area	0.175-mm ²	
Supply	1.2-V	
Power	5.7-mW	
Frequency	2-GHz	
jitter	1.93-ps	
Locking cvcle	64cycle	

그림 6. Eye diagram for Input and Output of clock

그림 7. Post simulation Performance Table

Acknowledgments

The chip fabrication and EDA tool were supported by IC Design Education Center(IDEC), Korea., This work was supported by Samsung Research Funding Center for Samsung Electronics under Project Number SRFC-IT1501-01