

the operation in 1066MHz [1]. It adjusts its offset in the calibration operation and continues the DLL operation in Fig. 3




Fig. 3 Bang-bang Phase Offset calibration

III. Experimental RESULTS

The clock frequency range is 800–1066MHz, and the locking cycle proposed by LPDDR3 and DDR3 is 112 cycles.




Fig. 4 Digital Loop Filter Code in DLL operation

As shown in Fig. 4, the wake up operation and coarse locking have short time. The SAR operation in the fine locking is started in Fig. 6. If the clock reference and feedback clock is aligned, it changes the process to counter for dithering. In total, the wakeup time is short and the DLL consumes 64 cycles to lock.




Fig. 5 Eye diagram for Clock and Output

Fig. 5, the eye diagram shows jitter performance that is measured as 1.93ps, and this jitter is the result of measuring when there is no jitter in the input clock

VII. CONCLUSIONS

The proposed architecture has four advantages: fast locking through SAR algorithm and subsampling, fast locking through coarse locking, simplified structure for counter, and SAR algorithms. The proposed architecture can reduce the locking cycle due to the SAR algorithm and coarse operation in the paper reported recently as a DLL applied to DDR3 and LPDDR3. In addition, it is possible to cover variation by variation, and jitter characteristic can be seen as better than conventional analog and digital architectures.

ACKNOWLEDGMENT

This work was supported by Samsung Research Funding Center of Samsung Electronics under Project Number SRFC-IT1501-01.

REFERENCES

- [1] Jeffrey Prinzie and Paul Leroux, "A Self-Calibrated Bang-Bang Phase Detector for Low-Offset Time Signal Processing," in IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS—II: EXPRESS BRIEFS, VOL. 63, NO. 5, 2016



Seunghyun Oh received the B.S. degree in electronics and computer engineering from Inha University, Korea, in 2018. Where He is currently working toward the M. S. degree in Hanyang University, , in Seoul, Korea. His research interests include mixed mode CMOS circuits design, analog

filter, and high-speed Interface.

Changsik Yoo (S'92-M'00) received the B.S. (with the highest honor), M.S. and Ph. D. degrees from Seoul National University, Seoul, Korea, in 1992, 1994, and 1998, respectively, all in electronics engineering. From 1998 to 1999, he was with Integrated Systems Laboratory (IIS), Swiss Federal Institute of Technology (ETH), Zurich, Switzerland, as a Member of Research Staff working on CMOS RF circuits. From 1999 to 2002, he was with Samsung



Electronics, Hwasung, Korea. Since 2002, he has been a Professor of Electronic Engineering of Hanyang University, Seoul, Korea. He is member of technical program committee of IEEE VLSI Circuits Symposium. His research interests include mixed mode CMOS circuits, power-management IC and high speed interface technique.